



## Dual Enhancement-Mode MOSFET (N- and P-Channel)

### Product Summary

	V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
N-Channel	20	0.125 @ V <sub>GS</sub> = 10 V	± 3.0
		0.250 @ V <sub>GS</sub> = 4.5 V	± 2.0
P-Channel	-20	0.200 @ V <sub>GS</sub> = -10 V	± 2.5
		0.350 @ V <sub>GS</sub> = -4.5 V	± 2.0

Recommended upgrade: Si4532DY or Si4539DY

Lower profile/smaller size see: Si6452DQ



### Absolute Maximum Ratings (T<sub>A</sub> = 25°C Unless Otherwise Noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	-20	V
Gate-Source Voltage	V <sub>GS</sub>	± 20	± 20	
Continuous Drain Current (T <sub>J</sub> = 150°C) <sup>a</sup>	I <sub>D</sub>	± 3.0	± 2.5	A
		± 2.5	± 2.0	
Pulsed Drain Current	I <sub>DM</sub>	± 10	± 10	
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	1.6	-1.6	
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	2.0		W
		1.3		
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Resistance Ratings

Parameter	Symbol	N- or P-Channel	Unit
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	62.5	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70130. A SPICE Model data sheet is available for this product (FaxBack document #70515).

**Specifications ( $T_J = 25^\circ\text{C}$  Unless Otherwise Noted)**







Parameter	Symbol	Test Condition		Min	Typ <sup>a</sup>	Max	Unit
<b>Static</b>							
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	1.0			V
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-1.0			
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch		2		$\mu\text{A}$
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch		-2		
		$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	N-Ch		25		
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	P-Ch		-25		
On-State Drain Current <sup>b</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	N-Ch	10			A
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$	P-Ch	-10			
		$V_{DS} \geq 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	2			
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	-2			
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 1.0 \text{ A}$	N-Ch		0.07	0.125	$\Omega$
		$V_{GS} = -10 \text{ V}, I_D = 1.0 \text{ A}$	P-Ch		0.12	0.200	
		$V_{GS} = 4.5 \text{ V}, I_D = 0.5 \text{ A}$	N-Ch		0.105	0.250	
		$V_{GS} = -4.5 \text{ V}, I_D = 0.5 \text{ A}$	P-Ch		0.22	0.350	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 3.0 \text{ A}$	N-Ch		4.8		S
		$V_{DS} = -15 \text{ V}, I_D = -3.0 \text{ A}$	P-Ch		3.0		
Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$I_S = 1.25 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch		0.75	1.2	V
		$I_S = -1.25 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch		-0.8	-1.2	
<b>Dynamic<sup>a</sup></b>							
Total Gate Charge	$Q_g$	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 2.3 \text{ A}$ P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -2.3 \text{ A}$	N-Ch		7	25	nC
Gate-Source Charge	$Q_{gs}$		P-Ch		6.7	25	
Gate-Drain Charge	$Q_{gd}$		N-Ch		0.75		
Gate-Drain Charge	$Q_{gd}$		P-Ch		1.3		
Turn-On Delay Time	$t_{d(\text{on})}$	N-Channel $V_{DD} = 20 \text{ V}, R_L = 20 \Omega$ $I_D \cong 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$ P-Channel $V_{DD} = -20 \text{ V}, R_L = 20 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$	N-Ch		6	15	ns
Rise Time	$t_r$		P-Ch		10	40	
Turn-Off Delay Time	$t_{d(\text{off})}$		N-Ch		10	20	
Fall Time	$t_f$		P-Ch		12	40	
Source-Drain Reverse Recovery Time	$t_{rr}$		N-Ch		17	50	
			P-Ch		20	90	
			N-Ch		10	50	
			P-Ch		10	50	
			N-Ch		45	100	
			P-Ch		70	100	

Notes

- a. Guaranteed by design, not subject to production testing.  
 b. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .






## Typical Characteristics (25°C Unless Noted)

N-Channel









## Typical Characteristics (25°C Unless Noted)

N-Channel



## Typical Characteristics (25°C Unless Noted)

P-Channel



## Typical Characteristics (25°C Unless Noted)

P-Channel

